

EXPRESS MAIL CERTIFICATE

Date 9/13/99 Label No. EM595813350 US

I hereby certify that, on the date indicated above I deposited this paper or fee with the U.S. Postal Service and that it was addressed for delivery to the Commissioner of Patents & Trademarks, Washington, DC 20231 by "Express Mail Post Office to Addressee" service.

EVA KNIGHT
Name (Print)

Eva Knight
Signature

PLEASE CHARGE ANY DEFICIENCY UP TO \$300.00
OR CREDIT ANY EXCESS IN FUTURE FEES DUE
WITH RESPECT TO THIS APPLICATION TO OUR
DEPOSIT ACCOUNT NO. 04-0100

JC525 U.S. PTO
09/13/99

09/13/99

DARBY & DARBY P.C.

805 Third Avenue
New York, New York 10022
212-527-7700

File No: 1073/OG117

Date: September 13, 1999

Hon. Commissioner of
Patents and Trademarks
Washington, DC 20231

Sir:

Enclosed please find an application for United States patent as identified below:

Inventor/s (name ALL inventors): Sophie WILSON

Title: **AN INSTRUCTION SET FOR A COMPUTER**

including the items indicated:

1. Specification and 16 claims: 5 indep.; 11 dep.; _ multiple dep.
2. [X] Declaration and power of attorney - (unsigned)
3. [X] Informal drawings, 4 sheet (Fig. 1-5)

Priority is claimed for this application, corresponding application/s having been filed as follows:

Country: UNITED KINGDOM
Number: 9916566.4
Date: 14 JULY 1999

09/13/99

09/13/99

JC690 U.S. PTO

[illegible]

Melvin

Attorney for Applicant(s)

M:\1073\0G117\EK1536 WPD

EXPRESS MAIL CERTIFICATE

Date: 4/13/99 Label No. EM595813350VS
I hereby certify that, on the date indicated above I
deposited this paper or fee with the U.S. Postal Service
and that it was addressed for delivery to the Comptroller of
Patents & Trademarks, Washington, DC 20231 by "Express
Mail Post Office to Addressee" service.

EVANWRIGHT Eva Wright

1

Title of the Invention

Signature

AN INSTRUCTION SET FOR A COMPUTER

Field of the Invention

The present invention relates to an instruction set for a computer. In particular the invention provides a computer system, a method of operating the same and a computer program product which makes use of the instruction set.

Background to the Invention

A variety of different instruction sets for computer systems are known. In a basic RISC instruction set, all instructions have the same fixed length. Instructions having variable lengths, for example, are known where the length of the instruction is encoded within the instruction. This allows simple instructions to be shorter and thus code to be compressed in the program memory. However, it creates alignment problems on instruction fetches and decodes.

In another arrangement, a number of instructions are retrieved from memory in each instruction fetch, each instruction fetch having a certain bit length and each individual instruction (slot) having a certain bit length (so-called VLIW instructions). This overcomes alignment difficulties, because the fetch unit always fetches the same number of instructions. However the length of each instruction, and therefore the potential complexity of the instruction, is limited.

It is an object of the present invention to improve the flexibility of an instruction set, while maintaining fixed length instructions.

Summary of the Invention

According to one aspect of the invention there is provided a computer system

comprising: a decode unit for decoding instructions fetched from a memory holding a sequence of instructions, all instructions in the sequence having the same predetermined bit length; and first and second processing channels, each channel comprising a plurality of functional units, at least one of said functional units in each channel being a data processing unit and at least one other of said functional units in each channel being a memory access unit; wherein the decode unit is operable to detect for each instruction of said predetermined bit length whether the instruction defines a single operation or two independent operations and to control the X and Y channels in dependence on said detection.

According to another aspect of the invention there is provided a method of operating a computer system which comprises first and second processing channels each having a plurality of functional units including at least one data processing unit and one memory access unit, the method comprising: decoding an instruction having a predetermined bit length to detect whether that instruction defines a single operation or two independent operations; where the instruction defines two independent operations, supplying one of the operations to the first processing channel and the other of the operations to the second processing channel whereby the operations are executed simultaneously; and when the instruction defines a single operation, controlling the first and second processing channels to cooperate to implement said single operation.

According to another aspect of the present invention there is provided a computer program product comprising program code means which include a sequence of instructions all having the same predetermined bit length, said instructions including long instructions wherein said predetermined bit length defines a single operation and dual operation instructions wherein said predetermined bit length defines two independent operations, wherein the computer program product is adapted to run on a computer such that the long instructions control the resources of the computer in a first way, and the dual operation instructions control the resources of the computer in a second way.

According to a further aspect of the invention there is provided a method of operating a computer system which comprises first and second processing channels each having a plurality of functional units including at least one data processing unit and one memory access unit, the method comprising: fetching a sequence of instructions from a program memory, all said instructions having the same predetermined bit length and containing a set of designated bits at predetermined bit locations within said bit length; decoding each instruction, said decoding step including reading the values of said designated bits to determine:

- a) whether the instruction defines a single operation or two independent operations; and
- b) where the instruction defines two independent operations, the nature of each of those operations selected at least from a data processing category of operation and a memory access category of operation.

A still further aspect of the invention provides computer program product comprising program code means which include a sequence of the instructions all having the same predetermined bit length, said instructions including long instructions wherein said predetermined bit length defines a single operation and dual operation instructions wherein said predetermined bit length defines two independent operations, said instructions including a set of identification bits at designated bit locations within the instruction, wherein the computer program product is adapted to run on a computer such that said identification bits are adapted to cooperate with a decode unit of the computer to designate whether:

- a) the instruction is a long instruction or a dual operation instruction; and
- b) in the case of a dual operation instruction, the nature of each operation in the instruction selected from a data processing category and a memory access category.

According to one main concept therefore underlying the present invention, programs are written as a sequence of instructions all having the same predetermined bit length, dramatically simplifying fetch and decode hardware. An instruction can be a long instruction defining a single operation, or a dual operation instruction defining

two independent operations. When a long instruction defines a single operation, this can be a complicated operation due to the extended number of bits.

According to another main concept underlying aspects of the invention, each instruction includes a set of identification bits at designated bit locations within the instruction. These identification bits have a dual purpose. The same set of bits identify the type of operations within a dual operation instruction, selected from at least a data processing category and a memory access category. In addition, the same set of identification bits denote whether the instruction is a long instruction or a dual operation instruction.

Thus, according to one described embodiment, two bits allow four operation combinations to be specified, by treating the combination of an X channel data processing operation with a Y channel memory access operation as having the same semantics as a X channel memory access operation and a Y channel data processing operation. This allows a combination of the two bits to be reserved to denote a long instruction. This effectively allows five "different" encodings to be denoted by four possible bit combinations.

Where the data processing category of instructions divided up into a number of data processing sub-types, it is again possible to reserve a combination of bits to denote a long instruction, by treating a particular combination of data processing sub-category type and memory access type in the X and Y channels as having the same combination semantics.

For a better understanding of the present invention and to show how the same may be carried into effect, reference will now be made by way of example to the accompanying drawings.

Brief Description of the Drawings

Figure 1 is a schematic block diagram illustrating a processor;

Figure 2 is a diagram illustrating the encoding of two "packed" instructions;

Figure 3 illustrates a number of different 32 bit instruction formats;

Figure 4 is a table illustrating the encoding of different data processing operations; and

Figure 5 is a diagram illustrating a number of different 64 bit instruction formats.

Description of the Preferred Embodiment

The computer system described herein is schematically illustrated in Figure 1 is a schematic diagram of the system. In Figure 1, reference numeral 2 denotes a program memory which holds programs in the form of a plurality of instructions. The program memory 2 is connected to an instruction cache 3 which is connected to instruction fetch/decode circuitry 4. The fetch/decode circuitry issues addresses to the program memory and receives on each fetch operation a 64 bit instruction from the program memory 2 (or cache 3). As described more fully in the following, each 64 bit instruction can define two operations or a single operation. The decode unit 4 evaluates the opcode and transmits the appropriate control signals along X and Y channels 5_x, 5_y. Each channel comprises a SIMD execution unit 8_x, 8_y which includes three data processing units, MAC, INT and FPU and a load/store unit LSU 6. Each data processing unit MAC, INT and FPU and the load/store units LSU operate on a single instruction multiple data (SIMD) principle according to the SIMD lane expressed in the instruction according to the following protocol which defines the degree of packing of objects for packed data processing operations:

- (B) - 8 bit objects ($b_0 \dots b_7$)
- (H) - 16 bit objects ($h_0 \dots h_3$)
- (W) - 32 bit objects ($w_0 \dots w_1$)
- (L) - 64 bit objects (l)
- (S) - 32 bit floating point
- (D) - 64 bit floating point

For each channel $5_x, 5_y$ if the instruction defines a data processing operation it is supplied to the appropriate data processing unit MAC, INT or FPU and if it defines a load/store operation it is supplied to the load/store unit LSU. Data values are loaded to and from the MAC data processing units into and out of a common register file 10 which includes sixteen 64 bit special purpose registers along register access paths $12_x, 12_y$. Data values are loaded to and from the INT and FPU data processing units and the load/store units LSU into and out of a second register file 11 which includes sixty-four 64-bit general purpose registers. Register access paths $14_x, 14_y$ are provided for these accesses. The program counter PC which indicates the current instruction can be read via one of the general purpose registers (the PC register). Another one of the general purpose registers constitutes a control and status register.

Each register access path $12, 14$ carries three addresses from the accessing unit, two source addresses SRC1, SRC2 and a destination address DST. In the case of data processing operations, the source addresses SRC1, SRC2 define registers in the register files 10, 11 which hold source operands for processing by the data processing unit. The destination address DST identifies a destination register into which a result of data processing will be placed. The operands and results are conveyed between the register file 10 or 11 and the respective data processing unit via the access paths $12, 14$. In the case of load/store operations, the instruction formats allow memory access addresses A_x, A_y to be formulated from data values held in the registers as described in our copending application (PWF Ref:). The load/store units access a common address space in the form of a data memory 16 via a dual ported data cache DCACHE 15. For this purpose, each load/store unit has a 64 bit data bus D_x, D_y and a 64 bit address bus A_x, A_y .

The architecture supports two types of instruction, so called "long instructions" and "dual operation instructions" Each 64 bit dual operation instruction defines two 31 bit operations in the manner illustrated in Figure 2a. That is, each 64 bit sequence contains two 32 bit instruction portions labelled INST1 and INST2. Each instruction also includes a designated set of identification bits which identify the type of each

operation. There are two such bits in Figure 2a at bit locations 31 and 63 denoted ID1 and ID2 in Figure 2a. In this embodiment operations are divided into data processing (DP) types or a load/store (LD/ST) types. The allowed combinations are two data processing operations (ID1, ID2 both set to "0"), two load/store operations (ID1, ID2 both set to "1") or one data processing and one load/store operation (ID1=0, ID2=1).

The combination ID1=1, ID2=0 is used to denote a long instruction. A long instruction has 64 bits and defines a single operation OP as illustrated in Figure 2b.

In the above embodiment, it is assumed that there are only two identification bits (ID1, ID2 - bits 31 and 63 of the 64 bit instruction). In fact, a greater number of possibilities can be implemented by increasing the number of these bits.

Figure 3 illustrates a number of basic formats for the 32 bit instruction portions of dual operation instructions according to a second embodiment. Each 32 bit operation requires the resources of one load/store unit, or one or more of the SIMD data processing units (MAC, INT, FPU) to execute. Thus, normally, two 32 bit operations can execute simultaneously, one in each of the X and Y channels.

Formats (1) to (5) define data processing operations. There are three identification bits, M (bit 31) and G (bits 29 and 30). These three bits can denote the nature of the data processing operation as in Figure 4.

If the bit M is set to 0, this denotes a load/store operation as before. In this arrangement, the combination INST1 M=1, G=11, INST2 M=0 therefore indicates an X-channel MAC operation and a Y-channel load/store. The combination INST1 M=0, INST2 M=1, G=11 denotes a X-channel load/store and a Y-channel MAC operation. As far as the machine is concerned, this is the same job as the earlier combination. Therefore the code INST1 M=0, INST2 M=1 G=11 can be used to denote a long operation, and the code INST1 M=1 G=11, INST2 M=0 is used for both MAC/load/store combinations.

A number of basic formats for a long instruction are shown in Figure 5. These include format L1 for implementing branches, having a register field Reg (bits 0 to 5), an immediate field (bits 6 to 28, 32 to 37), a branch condition field (bits 38 to 53) and an opcode field (bits 54 to 62). In all the long formats, bit 63 (0) and bits 29 to 31 (1 1 1) are the identification bits denoting that the instruction is a long instruction, as described above. The branch instruction takes a signed offset, specified in the immediate field and adds it to the PC which is held in the PC register in the register file 11 and accessed by the register field. The PC register then holds the new PC.

The same format L1 can also be used to implement an instruction to load or store a block of memory. These instructions are called LDM/SDM. This instruction block loads a bank of registers from a base address defined in the register addressed by the register field (bits 0 to 5). The 32 bit immediate value holds a 16 bit bit-mask (zero padded) which identifies which registers are to be stored in the specified banks. The bank is specified in the opcode of the instruction, banks being defined as follows: Bank0 ($R_0 \dots R_{15}$), Bank1 ($R_{16} \dots R_{31}$), Bank2 ($R_{32} \dots R_{47}$), Bank3 ($R_{48} \dots R_{63}$), and Bankm ($M_0 \dots M_{15}$ - that is the special registers in the register file 10). Registers R_0 to R_{64} are in the general purpose register file 10. The register defined in bits 0 to 5 of the instruction contains the memory location from which the transfer is to take place. The PC register cannot be used as a base register, but may be included as one of the registers to be loaded. The advantages gained by using a long instruction is that a bigger branch displacement range and more complicated conditions for branching can be provided.

The format L2 allows register to register data processing operations and includes fields allowing four source registers Src1, Src2, Src3, Src4 and two destination registers Dest1, Dest2 to be accessed by the single instruction. The operation defined in the opcode field is implemented on the contents of the pair of registers Src1, Src2, and the pair Src3, Src4 and the results loaded into the respective destination registers Dest1 (for pair Src1, Src2) and Dest2 (for pair Src3, Src4). The operation uses the same functional unit resource in both the X and Y channels, e.g. $MAC_{x,y}$, $FPU_{x,y}$, or $INT_{x,y}$.

For example, one instruction using format L2 is the instruction HVINT, for example HVINT_{YB} which bilinearly interpolates luminance bytes on a SIMD basis. The instruction interpolates one row of 16 bytes from two rows of 17 bytes. The source data is <pair>,<reg>,<pair>,<reg>, giving the two rows of 17 bytes: each <pair> provides the first 16 bytes, each <reg> provides the last byte. Each new byte *i* in the output is interpolated from byte *i* and byte *i*+1 in the first row and byte *i* and byte *i*+1 in the second row. Such an instruction could not be fitted into a conventional three register operand instruction set.

The format L3 allows register/immediate data processing operations. This instruction defines a 32 bit immediate in high (bits 32 to 47) and low (bits 13 to 29) portions, plus a source register (bits 6 to 11) and a Dest register (bits 0 to 5). The following set of instructions are defined:

adib	add immediate bytes (all 8 of them)
adih	add immediate half words (all 4 of them)
adiw	add immediate words (both)
adiwhi	add immediate high word
adiwlo	add immediate low word
dir	hardware directive - fiddle with something inside the CPU (MMU, LD/ST unit)
svc	supervisor call - protected gain privilege

Operation of the processor with respect to the different instructions (dual operation and long) will now be described. As already mentioned above, each fetch from the program memory 2 fetches a 64 bit word. This is supplied to the decode unit 4 along the line marked INST in Figure 1. The decode unit examines bits 29 to 31 and 63 to determine the nature of the incoming instruction. If it detects that the instruction contains two independent 32 bit operations, the opcode of each 32 bit portion is supplied to the respective required unit in the X and Y channel. For example, a 64 bit word from memory can contain a 32 bit load/store operation and a 32 bit data processing operation. In that case, the load/store unit in the X channel 6x will be

When the decode unit detects the combination denoting a long instruction at bits 29 to 31 and bit 63, the machine operates differently depending on the nature of the instruction. For register/register instruction format L2, the single opcode portion of the 64 bit word is duplicated into the X and Y-channels along path $5_x, 5_y$ to instruct the relevant data processing units in each of the X and Y channels simultaneously to perform the same operation. However, the registers are differently identified, each of the X and Y-channels receiving information identifying their particular registers such that the functional unit in the X channel accesses its registers (Src1,Src2,Dest1) and the functional unit in the Y channel accesses its registers (Src3,Src4,Dest2). Thus, format L2 in Figure 5 allows register to register data processing. For format (3) which allows for register/immediate data processing operations, a 64 bit word identifies a destination register Dest1 and a source register Src1 and defines a 32 bit immediate value. In high and low portions. For the adib/h/w instructions, the immediate value is duplicated to make a 64 bit value which can be added to the 64 bit contents of the source register Src1 and the results loaded into the destination register Dest1.

Thus, the 64 bit instructions are able to access the full resources of the machine to implement special operations, or can define operations which would be outside the ambit of an instruction having a length of only 32 bits.

What is claimed is:

1. A computer system comprising:
 - a decode unit for decoding instructions fetched from a memory holding a sequence of instructions, all instructions in the sequence having the same predetermined bit length; and
 - first and second processing channels, each channel comprising a plurality of functional units, at least one of said functional units in each channel being a data processing unit and at least one other of said functional units in each channel being a memory access unit;
 - wherein the decode unit is operable to detect for each instruction of said predetermined bit length whether the instruction defines a single operation or two independent operations and to control the first and second channels in dependence on said detection.
2. A computer system according to claim 1, wherein, when the decode unit detects that the instruction defines two independent operations, it is operable to control the first channel to implement one of those operations and the second channel to implement the other of those operations, whereby the first and second channels execute their respective independent operations simultaneously.
3. A computer system according to claim 1, wherein, when the decode unit detects that the instruction defines a single operation, it controls the first and second channels each to simultaneously execute the single operation.
4. A computer system according to claim 1, wherein the first and second channels share at least one common register file and can simultaneously access said register file.
5. A computer system according to claim 1, wherein the decode unit is operable to make said detection based on the values of a designated set of identification bits at predetermined bit locations in the instruction.

6. A computer system according to claim 5, wherein, when the instruction has a length of n bits, the predetermined bit locations include the $n/2$ th bit and the n th bit.

7. A computer system according to claim 1, wherein the decode unit is operable to identify certain combinations of said independent operations in an instruction based on said set of identification bits, wherein a first combination denotes two data processing operations, a second combination denotes two memory access operations, a third combination denotes a data processing operation and a memory access operation and a fourth combination denotes a long instruction.

8. A method of operating a computer system which comprises first and second processing channels each having a plurality of functional units including at least one data processing unit and one memory access unit, the method comprising:

decoding an instruction having a predetermined bit length to detect whether that instruction defines a single operation or two independent operations;

where the instruction defines two independent operations, supplying one of the operations to the first processing channel and the other of the operations to the second processing channel whereby the operations are executed simultaneously; and

when the instruction defines a single operation, controlling the first and second processing channels to cooperate to implement said single operation.

9. A method according to claim 8, wherein the step of decoding and detecting comprises reading the values of a designated set of bits at predetermined bit locations in the instruction.

10. A method according to claim 9, wherein said designated bits are used to denote the nature of independent operations when the instruction defines two operations, in addition to designating that the instruction defines a single operation.

11. A method according to claim 8, wherein, for an instruction having n bits, the predetermined bit locations include the $n/2$ th bit and the n th bit.

13. A computer product according to claim 12, wherein each instruction includes a set of identification bits at designated bit locations within the instruction, said identification bits being adapted to cooperate with a decode unit of a computer system to designate whether the instruction is a long instruction or a dual operation instruction.

15. A method of operating a computer system which comprises first and second processing channels each having a plurality of functional units including at least one data processing unit and one memory access unit, the method comprising:

decoding each instruction, said decoding step including reading the values of said designated bits to determine:

b) where the instruction defines two independent operations, the nature of each of those operations selected at least from a data processing category of operation and a memory access category of operation.

16. A computer program product comprising program code means which include a sequence of the instructions all having the same predetermined bit length, said instructions including long instructions wherein said predetermined bit length defines a single operation and dual operation instructions wherein said predetermined bit length defines two independent operations, said instructions including a set of identification bits at designated bit locations within the instruction, wherein the computer program product is adapted to run on a computer such that said identification bits are adapted to cooperate with a decode unit of the computer to designate whether:

- a) the instruction is a long instruction or a dual operation instruction; and
- b) in the case of a dual operation instruction, the nature of each operation in the instruction selected from a data processing category and a memory access category.

AN INSTRUCTION SET FOR A COMPUTER

An instruction set for a computer is described which includes instructions having a common predetermined bit length. That predetermined bit length can define a single operation or two independent operations. The instruction includes designated bits at predetermined bit locations which identify whether the instruction is a long instruction or a dual operation instruction.




Figure 1

Figure 3

Figure 2a

Figure 26

bit	31 (M)	30 (G)	29 (G)
register/immediate	1	0	X
register/register	1	1	0
MAC operations	1	1	1

FIGURE 4

2025 RELEASE UNDER E.O. 14176

00000000000000000000000000000000

-63-62-----53--50-49-44-43-38-37--32-31-29-28-----18-17-12-11--6-5-----0-	0 Operation Branch condition Immed 111 Immediate Reg	L1
0 Operation S TST Src4 Src3 Dest2 111 Reserved Src2 Src1 Dest1		L2
0 Operation S TST Immediate hi16 111 Immediate lo16 Src1 Dest1		L3

Figure 5

**DECLARATION
AND POWER OF ATTORNEY
Original Application**

As a below named inventor, I declare that the information given herein is true, that I believe that I am the original, first and sole inventor if only one name is listed at 1 below, or a joint inventor if plural inventors are named below, of the invention entitled:

AN INSTRUCTION SET FOR A COMPUTER

which is described and claimed in:

[] the attached specification or [X] the specification in application
Serial No. 09/, filed 9/13/99
(for declaration not accompanying appl.)

that I do not know and do not believe that the same was ever known or used in the United States of America before my or our invention thereof or patented or described in any printed publication in any country before my or our invention thereof, or more than one year prior to this application, or in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months prior to this application, that I acknowledge my duty to disclose information of which I am aware which is material to patentability in accordance with 37 CFR §1.56. I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I hereby claim the priority benefits under 35 U.S.C. 119 of any application(s) for patent or inventor's certificate listed below. All foreign applications for patent or inventor's certificate on this invention filed by me or my legal representatives or assigns prior to the application(s) of which priority is claimed are also identified below.

PRIOR APPLICATION(S), IF ANY, OF WHICH PRIORITY IS CLAIMED

<u>COUNTRY</u>	<u>APPLICATION NO.</u>	<u>DATE OF FILING</u>
United Kingdom	9916566.4	14 July 1999

**ALL FOREIGN APPLICATIONS, IF ANY, FILED PRIOR
TO THE APPLICATION(S) OF WHICH PRIORITY IS CLAIMED**

COUNTRY APPLICATION NO. DATE OF FILING

POWER OF ATTORNEY:

As a named inventor, I hereby appoint the following attorney(s) and/or agents(s) to prosecute this application and transact all business in the Patent and Trademark office connected therewith: Gordon D. Coplein #19,165, William F. Dudine, Jr. #20,569, Michael J. Sweedler #19,937, S. Peter Ludwig #25,351, Paul Fields #20,298, Harold E. Wurst #22,183, Joseph B. Lerch #26,936, Melvin C. Garner #26,272, Ethan Horwitz #27,646, Beverly B. Goodwin #28,417, Adda C. Gogoris #29,714, Martin E. Goldstein #20,869, Bert J. Lewen #19,407, Henry Sternberg #22,408, Robert A. Green #28,301, Peter C. Schechter #31,662, Robert Schaffer #31,194, Robert C. Sullivan, Jr. #30,499, Ira J. Levy #35,587, Joseph R. Robinson #33,448

all of the firm of DARBY & DARBY P.C., 805 Third Avenue, New York, NY 10022

SEND CORRESPONDENCE TO:

DIRECT TELEPHONE CALLS TO:

DARBY & DARBY P.C.
805 Third Avenue
New York, NY 10022

MELVIN C. GARNER

212-527-7700

FULL NAME AND RESIDENCE OF INVENTOR 1

LAST NAME: WILSON

FIRST NAME: Sophie

MIDDLE NAME:

CITY: Cambridge

STATE OR FOREIGN COUNTRY: ENGLAND

COUNTRY OF CITIZENSHIP: ENGLAND

POST OFFICE ADDRESS: 6 Willow Grove, Lode

CITY: Cambridge

STATE OR COUNTRY:

ENGLAND ZIP CODE: CB5 9EL

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

SIGNATURE OF INVENTOR 1: _____

DATED: _____